

Everest-MI-V-1G-Ethernet-Webserver-Demo

Getting Started

Project: Everest-MI-V-1G-Ethernet-Webserver-Demo Getting Started	created:	S. Rieche	Date	2019-10-29
	edited:	S. Rieche	Date:	2019-10-29
	approved:		Date:	
Filename:	Everest-MI-V_1G_Ethernet_Webserver-Demo--Getting_Started_V1_1.docx			
Arrow Central Europe GmbH	Version:	1.1	Page 1 of 15	

Contents

1. Revision History	5
1.1 Revision 1.1.....	5
1.2 Revision 1.0.....	5
2. Getting Started	6
2.1 Prerequisites	6
2.2 Handling the Board.....	7
2.3 Board-Setup Revision PROTO.....	7
2.3.1 Toggle-Switch S1 – PCIe	7
2.3.2 Toggle -Switch S5 – SC SPI-Flash enable	7
2.3.3 DIP-Switch S8 – FMC Voltage Selector.....	7
2.3.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage.....	7
2.4 Board-Setup Revision A and B	8
2.4.1 Toggle-Switch S1 – PCIe	8
2.4.2 Toggle -Switch S5 – SC SPI-Flash enable	8
2.4.3 DIP-Switch S8 – FMC Voltage Selector.....	8
2.4.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage.....	8
2.5 Powering up the Board.....	9
3. Demo Design	10
3.1 Prerequisites	10
3.2 Design Implementation	11
3.3 Running the Design	12

Figures

Figure 1: Everest Board.....	9
Figure 2: Design Implementation	11
Figure 3: SoftConsole v5.2 workspace launcher	12
Figure 4: SoftConsole v5.2 - starting the debug session	12
Figure 5: SoftConsole v5.2 - running the design	13
Figure 6: PolarFire com ports in the Windows Device Manager	13
Figure 7: initialization printouts on a hyperterminal (putty).....	14
Figure 8: webserver main page	15

Tables

Table 1: Software / IP Requirements 10
Table 2: Hardware Design Clock Frequencies 11

1. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 1.1

Project updated for Libero v12.2

1.2 Revision 1.0

Revision 1.0 is the first publication of this document.

2. Getting Started

This demo design implements a MI-V soft processor subsystem with 1G Ethernet and UART functionality running a webserver application. Internal SRAM blocks are used for both, program and data memory. The UART terminal operates through USB connector J9.

2.1 Prerequisites

For the Everest Cortex M1 Demo the following is needed:

Item	Quantity
Everest DEV Board	1
12 V / 5 A wall-mounted power adapter	1
USB 2.0 A male to mini-USB B cable for UART / Programming interface to PC	1
Free one-year Libero Silver software license	1
CoreTSE license	1
Ethernet cable	1
PC with web browser	1

Note 1: The Everest DEV Board offers an on-board FlashPro5 programmer, which can be used to program and debug with Identify, SmartDebug and embedded application software using SoftConsole.

Note 2: A precompiled and generated stp-file is included. Therefore the CoreTSE license is not needed for firmware only development.

2.2 Handling the Board

Pay attention to the following points while handling or operating the board:

Handle the board with electrostatic discharge (ESD) precautions to avoid damage.

For information about ESD precautions see

https://www.microsemi.com/documentportal/doc_view/126483-esd-appnote.

2.3 Board-Setup Revision PROTO

2.3.1 Toggle-Switch S1 – PCIe

Warning: S1-1 and S1-2 must not be at position on at the same time!

SWITCH ON	PCIe LANES
S1-1	x1
S1-2	x4

2.3.2 Toggle -Switch S5 – SC SPI-Flash enable

Warning: S5-1 and S5-2 must not be at position on at the same time!

SWITCH ON	SC SPI-FLASH
S5-1	ENABLE
S5-2	DISABLE

2.3.3 DIP-Switch S8 – FMC Voltage Selector

Warning: S8-1 to S8-4 must not be at position on at the same time!

SWITCH ON	FMC VOLTAGE
S8-1	3.3 V
S8-2	2.5 V
S8-3	1.8 V
S8-4	undefined (not connected)

2.3.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage

Warning: S9-1 and S9-2 must not be at position on at the same time!

SWITCH ON	VDDAUX2 & VDDAUX5
S9-1	2.5 V
S9-2	FMC voltage

2.4 Board-Setup Revision A and B

2.4.1 Toggle-Switch S1 – PCIe

SWITCH	PCIe LANES
S1-1 (marking)	x4
S1-2	x1

2.4.2 Toggle -Switch S5 – SC SPI-Flash enable

SWITCH	SC SPI-FLASH
S5-1 (marking)	DISABLE
S5-2	ENABLE

2.4.3 DIP-Switch S8 – FMC Voltage Selector

SWITCH	FMC VOLTAGE
S8-1 off, S8-2 off	1.8 V
S8-1 on, S8-2 off	2.5 V
S8-1 off, S8-2 on	undefined (not recommended)
S8-1 on, S8-2 on	3.3 V

2.4.4 Toggle -Switch S9 – VDDAUX2 & VDDAUX5 Voltage

SWITCH	VDDAUX2 & VDDAUX5
S9-1 (marking)	2.5 V
S9-2	FMC voltage




Figure 1: Everest Board

2.5 Powering up the Board

The Everest DEV Board is powered up using either the 12 V DC jack or the PCIe connector. For programming connect it although with your computer using USB mini B connector J9.

3. Demo Design

3.1 Prerequisites

Table 1: Software / IP Requirements

Software	Version
Libero SoC PolarFire	V12.2
Synplify Pro	O2018.09M-SP1-1
FlashPro PolarFire	V2.0
IP	
PF_CLK_DIV	v1.0.103
CORETSE_AHB	v3.1.102
CoreAHBLite	v5.3.101
COREJTAGDEBUG	v2.0.100
CORERESET_PF	v2.0.112
MIV_RV32IMA_L1_AHB	v2.0.100
PF_INIT_MONITOR	v2.0.100
PF_SRAM_AHBL_AXI	v1.1.125
PF_IOD_CDR	v1.1.200
CoreTimer	v2.0.103
PF_CCC	v2.1.104
CoreUARTapb	v5.6.102
COREAHBTOAPB3	v3.1.100
CoreAPB3	v4.1.100
CORESPI	v5.1.104

Before you start you have to make sure, that all cores are downloaded to your local vault.

3.2 Design Implementation

The following table lists the clock frequencies used in the design.

Table 2: Hardware Design Clock Frequencies

Clock	Frequency (MHz)
PF_CCC REF_CLK_0	50
PF_CCC OUT0_FABCLK	100
HCLK / PCLK	100




Figure 2: Design Implementation

The design is already fully implemented and ready to be programmed on the Everest Board. The board has to be connected with the power supply and to the PC with the USB cable. All drivers have to be installed (which should happen automatically when plugged in the first time) To program the design, there are two possibilities:

- Programming via Libero PolarFire SoC: Programming is started with the “Run PROGRAM Action” Button in the Design Flow Pane
- Programming via FlashPro Software: For preproduction and production devices use the STAPL-file in the “Bitstream” folder. The STAPL-file for engineering samples is located in the folder “Bitstream_ES”.A new FlashPro project has to be generated and the programming file loaded into.

3.3 Running the Design

In order to run the design, the RISC-V-Processor has to be loaded with the firmware. To do so, load the provided SoftConsole Workspace.




Figure 3: SoftConsole v5.2 workspace launcher




Figure 4: SoftConsole v5.2 - starting the debug session

A debug configuration is provided to download the firmware to the RISC-V processor and start the application.




Figure 5: SoftConsole v5.2 - running the design

At startup the firmware checks if the configuration of the clock conditioning circuit ZL30722 is appropriate for the design and update it when necessary.

The link status is printed out over the uart interface and can be read out on a Hyperterminal console. The Hyperterminal should be configured to the following parameters:

- Baud Rate 115200, 8 Databits, 1 Stopbit, no parity (8N1)
- COM-Port is visible in Windows Device Manager (mostly the highest number of the four FlashPro5 ports, here COM18):





Figure 6: PolarFire com ports in the Windows Device Manager

```
static void init(void)
{
    .
    .
    .
    uip_ipaddr(ipaddr, 169, 254, 97, 129);
    uip_sethostaddr(ipaddr);

    uip_ipaddr(ipaddr, 169, 254, 97, 130);
    uip_setdraddr(ipaddr);

    uip_ipaddr(ipaddr, 255, 255, 0, 0);
    uip_setnetmask(ipaddr);
    httpd_init();

    display_link_status();
}
```



The image shows a PuTTY terminal window titled "COM18 - PuTTY". The terminal output consists of the following lines:

```
uart init done...
ZL30722 eeprom equals ZL30722 image file... nothing to be done

Ethernet link up: 1000Mbps Full Duplex

█
```

The terminal has a black background with white text. A green cursor is visible on the line following the Ethernet link status message. The window includes standard window controls (minimize, maximize, close) in the top right corner and a vertical scrollbar on the right side.

Figure 7: initialization printouts on a hyperterminal (putty)

After starting the application in debug mode, the webserver is reachable with a standard browser on the configured IP-Address:




Figure 8: webserver main page